VLSI

1. A 0.18μm CMOS process has the following transistor characteristics:

Save Time On Research and Writing
Hire a Pro to Write You a 100% Plagiarism-Free Paper.
Get My Paper

NMOS tox = 4.1×10-9 m, VTN0 = 0.35V, μn0 = 327 cm2/V-s

PMOS tox = 4.1×10-9 m, VTP0 = -0.41V, μp0 = 128 cm2/V-s

(a) Plot the IDS vs. VDS curves for NMOS (W=0.3μm, L=0.18μm), VGS=0, 0.9V, and 1.8V

PMOS (W=0.3μm, L=0.18μm), VGS=0, -0.9V, and -1.8V

Save Time On Research and Writing
Hire a Pro to Write You a 100% Plagiarism-Free Paper.
Get My Paper

2.

Name:

Date:

Midterm 1

10/13/2020

1) A 0.18µm CMOS process has the following transistor characteristics:
NMOS tox = 4.1×10-9 m, VTN0 = 0.35V, µn0 = 327 cm2/V-s
PMOS tox = 4.1×10-9 m, VTP0 = -0.41V, µp0 = 128 cm2/V-s
(a) Plot the

IDS

vs. VDS curves for NMOS (W=0.3µm, L=0.18µm), VGS=0, 0.9V, and 1.8V

PMOS (W=0.3µm, L=0.18µm), VGS=0, -0.9V, and -1.8V

(b) When you use SPICE simulation to get the same curves for the NMOS transistor, you
find out that the simulated values for the same transistor sizes, voltages, etc. are
lower in saturation than your hand calculations predicted.
State two (2) non-ideal effects which may account for this lower current:

i)

ii)

1.8V0.9V0.45V 01.35V-1.8V -0.9V -0.45V-01.35V
VDS

IDS

Name:
Date:

Intentionally left blank for your work:

Name:
Date:

2) Calculate the LOWEST CLOCK frequency for which this latch would retain a LOGIC ONE.
Assume the following:

a) VTN = 0.35 Volt (neglect body effect for this problem)
b) Total Leakage current on STORAGE NODE = 100 x 10-15 Amps (assume all leakage

current is to ground).
c) Minimum Valid Voltage for LOGIC ONE = 1.3 Volts
d) Maximum Voltage for LOGIC ONE = 1.8 Volts
e) Gate Capacitance (for 0.18um long device) = 1.67 fF/µm
f) Diffusion Capacitance = 1.12 fF/µm

LOWEST CLOCK Frequency = _____________________

CLOCK

INPUT
M1

W/L =

2µm/0.18µm

M2
W/L =

1µm/0.18µm

M3
W/L =

2µm/0.18µm

STORAGE
NODE 1.8 V

Name:
Date:

Intentionally left blank for your work:

Name:
Date:

3) Implement the following Logic Function in Static CMOS using the minimum number of
transistors:
Y = (A + B) & (C + D)

Name:
Date:

Intentionally left blank for your work:

Name:
Date:

4) Draw a process cross section from A to A’ as marked in the following layout
(identify the layers in your drawing – i.e. p-diffusion, n-diffusion, poly,
metal1, contact, etc.:

Calculate your order
Pages (275 words)
Standard price: $0.00
Client Reviews
4.9
Sitejabber
4.6
Trustpilot
4.8
Our Guarantees
100% Confidentiality
Information about customers is confidential and never disclosed to third parties.
Original Writing
We complete all papers from scratch. You can get a plagiarism report.
Timely Delivery
No missed deadlines – 97% of assignments are completed in time.
Money Back
If you're confident that a writer didn't follow your order details, ask for a refund.

Calculate the price of your order

You will get a personal manager and a discount.
We'll send you the first draft for approval by at
Total price:
$0.00
Power up Your Academic Success with the
Team of Professionals. We’ve Got Your Back.
Power up Your Study Success with Experts We’ve Got Your Back.

Order your essay today and save 30% with the discount code ESSAYHELP